# University of Jordan <br> Computer Engineering Department CPE439: Computer Design Lab 

## Experiment 4: Datapath

It is required to construct and test a Verilog module for a datapath suitable for incorporation in your PIC16F84A design. This datapath should use the ALU you have built in Experiment 3. You should use modular design where you start by building and testing low-level modules using the library modules defined in Lib439.v, then use the low-level modules in larger modules. The following figure shows the design of this datapath.


## 8-bit Register

The W register should be built using eight DFF modules defined in the library Lib439.v. You need a way to implement an active-high enable input for this register. The 8-bit register implementation should be similar to the following code:

```
module Register 8b (Q, D, clk, reset, enable);
    output [7,0] Q;
    input [7,0] D;
    input clk, reset, enable;
    // implementation details are left to the student
endmodule
```


## Datapath Module

The datapath module should have Verilog code similar to the following code:

```
module Datapath(Result, C, DC, Z, L, F, m, b, Cin, x, L_or_F, d, clk, reset);
    output [7:0] Result;
    output C, DC, Z;
    input [7:0] L, F;
    input [3:0] m;
    input [2:0] b;
    input Cin, x;
    input L_or_F; //O input from instruction, 1 input from register
    input d; //O result to W, 1 result to register
    input clk, reset;
    // implementation details are left to the student
endmodule
```


## Report

Your report should include detailed design, Verilog code for all modules including your test modules, and timing diagram that demonstrates the correct operation of your design given the input shown in the following table. Also estimate the maximum delay expected for you design.

| $\mathbf{L}$ | $\mathbf{F}$ | $\mathbf{m}$ | $\mathbf{b}$ | $\mathbf{C i n}$ | $\mathbf{x}$ | $\mathbf{L}_{-} \mathbf{o r} \_\mathbf{F}$ | $\mathbf{d}$ | clk | reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01011001 | 00111001 | 0000 | 000 | 0 | 0 | 0 | 0 | 0 to 1 to 0 | 1 |
| 01011001 | 01111111 | 0000 | 000 | 0 | 0 | 1 | 0 | 0 to 1 to 0 | 0 |
| 01011001 | 00111001 | 0001 | 000 | 0 | 0 | 1 | 1 | 0 to 1 to 0 | 0 |
| 01011001 | 10000000 | 1101 | 000 | 0 | 0 | 0 | 0 | 0 to 1 to 0 | 0 |
| 01011001 | 01111111 | 1010 | 000 | 1 | 0 | 1 | 0 | 0 to 1 to 0 | 0 |
| 01011001 | 01111111 | 1110 | 010 | 0 | 1 | 0 | 0 | 0 to 1 to 0 | 0 |

