Instructor |
Dr.
Gheith Abandah |
Email |
abandah@ju.edu.jo |
Home
page |
http://www.abandah.com/gheith |
Office |
Computer
Engineering
405 |
Office
hours |
| Sunday and Tuesday 9:00-10:00 |
| Monday and Wednesday 10:00-11:00 |
|
No.
of credit hrs |
3 |
Prerequisites |
CPE 232 |
Time
and room |
| Section 1: Sun, Tue, and Thu 8:00-9:00,
Computer Eng. 001 |
| Section 2: Sun, Tue, and Thu 15:00-16:00,
Computer
Eng. 001 |
|
Textbook |
Hennessy and Patterson. Computer Architecture: A
Quantitative Approach, 4th ed., Morgan Kaufmann, 2007. |
References |
-
Patterson and Hennessy. Computer Organization &
Design: The Hardware/Software Interface, 3rd ed., Morgan Kaufmann,
2005.
-
D. Culler
and J.P. Singh with A. Gupta. Parallel Computer Architecture: A
Hardware/Software Approach, Morgan Kaufmann, 1998.
-
J. Hayes.
Computer Architecture and Organization, 3rd ed., McGraw-Hill, 1998.
|
Grading |
Mid-Term Exam |
25% |
3 Homeworks and 2 Quizzes (5 points each) |
25% |
Final Exam |
50% |
Policies |
|
Attendance is required. |
|
All
submitted work must be yours. |
|
Cheating
will not be tolerated. |
|
This
course requires significant effort. |
|
Tentative
outline |
|
Introduction |
|
Instruction Set Principles |
|
Review of Pipelining |
|
Instruction-Level Parallelism and Its Exploitation |
Midterm Exam
|
Limits
of Instruction-Level Parallelism |
|
Multiprocessors and Thread-Level Parallelism |
|
Memory
Hierarchy Design |
|
Storage
Systems |
Final
Exam
|
Special Dates |
Thu 11 Oct 2007 |
Homework 1 Announcement |
Sun 14 Oct 2007 |
No Lecture, Eid Alfiter |
Thu 18 Oct 2007 |
Quiz 1 and Homework 1 Due |
Thu 15 Nov 2007 |
Homework 2 Announcement |
Thu 22 Nov 2007 |
Homework 2 Due in class |
Mon 26 Nov 2007 |
Midterm Exam |
Thu 6 Dec 2007 |
Homework 3 Announcement |
Thu 13 Dec 2007 |
Quiz 2 and Homework 3 Due |
Thu 20 Dec 2007 |
No Lecture, Eid Aladha |
Sun 23 Dec 2007 |
No Lecture, Eid Aladha |
Tue 25 Dec 2007 |
No Lecture, Christmas |
Tue 1 Jan 2008 |
No Lecture, New Year |
Tue 8 Jan 2008 |
Last Lecture |
Tue 16 Jan 2008 |
Final Exam |
|
Handouts |
Slides
-
Introduction and Technology Trends
-
Quantitative Principles of Computer Design
-
Instruction Set Principles
- Review of
Pipelining
- Instruction Level
Parallelism - Part I
- ILP II: Branch Prediction
- ILP III: Dynamic Scheduling
- ILP IV: Speculative
Execution
- ILP V: Multiple Issue
- Limits to ILP
- Thread Level Parallelism
- Multiprocessor
Introduction
- Snooping Cache
Multiprocessors
- Directory-Based Multiprocessors
- Memory Hierarchy
Review
- Advanced Memory
Hierarchy
- Storage
Homeworks
- Homework 1: Due Thu 18 Oct 2007,
Solution
- Homework 2: Due Thu 22 Nov 2007,
Solution
- Homework 3: Due Thu 13 Dec 2007,
Solution
Quizzes and Exams
- Solutions of quizzes given on Thu 18 Oct 2007:
Q1A,
Q1B,
Q1C
- Solution of the midterm exam
- Solutions of quizzes given on Sun 16 Dec 2007:
Q2A,
Q2B
Course Grades
for the Two Sections
|
|
|