 | Sunday 12:00-13:00 |
| Monday 11:00-12:00 |
| Tuesday 10:00-11:00 |
| Section 1: Sun, Tue, and Thu 8:00-9:00, Computer Eng. 001 |
| Section 2: Sun, Tue, and Thu 9:00-10:00, Civil Eng. 105 |
| Section 3: Sun, Tue, and Thu 11:00-12:00, Architecture Eng. 001 |
-
Patterson and Hennessy. Computer Organization & Design: The Hardware/Software Interface, 2nd ed., Morgan Kaufmann, 1997.
-
D. Culler and J.P. Singh with A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann, 1998.
-
J. Hayes. Computer Architecture and Organization, 3rd ed., McGraw-Hill, 1998.
|
Introduction |
|
Instruction Set Principles |
|
Instruction-Level Parallelism and Its Dynamic Exploitation |
Mid-Term exam
|
Exploiting Instruction-Level Parallelism with Software Approaches |
|
Memory Hierarchy Design |
Second exam
|
Multiprocessors and Thread-Level Parallelism |
|
Storage Systems |
|
Interconnection Networks and Clusters |
Final exam
HW1: Due 26/9/2006
Solve problems 1.3, 1.4, 1.9, and the following problem.
A program is executed on a 3-GHz processor. The program has the instruction counts shown in the table below. What is the CPU time?
| Instruction Type | Count | CPI |
| Memory | 1234 | 3 |
| Control | 2569 | 2 |
| ALU | 3912 | 1 |
Solution: Page 1, Page 2, Page 3 (problems not answered in these pages are answered in the textbook)
HW2: Due 5/10/2006
Solve problems 2.3, 2.4a, 2.6, 2.8, 2.11, 2.14, and 2.18
Solution: Page 1, Page 2, Page 3 (problems not answered in these pages are answered in the textbook)
HW3: Due 19/10/2006
A.1, A.2, A.3, A.4
Solution: Page 1, Page 2 (problems not answered in these pages are answered in the textbook)
HW4: Due 16/11/2006
3.2, 3.3, 3.7, 3.14, 3.21
Solution: Page 1, Page 2 (problems not answered in these pages are answered in the textbook)
HW5: Due 9/12/2006
4.1, 4.5, 4.7, 4.17, 4.20
HW6: Due 21/11/2006
5.1, 5.6, 5.16, 5.19
*** Grades (updated in 17/1/07) ***